



# LCP1521S/LCP152DEE

ASD  
(Application Specific Devices)

## PROGRAMMABLE TRANSIENT VOLTAGE SUPPRESSOR FOR SLIC PROTECTION

### FEATURES

- Dual programmable transient suppressor
- Wide negative firing voltage range:  
 $V_{MGL} = -150\text{ V max.}$
- Low dynamic switching voltages:  
 $V_{FP}$  and  $V_{DGL}$
- Low gate triggering current:  $I_{GT} = 5\text{ mA max}$
- Peak pulse current:  $I_{PP} = 30\text{ A (10/1000 }\mu\text{s)}$
- Holding current:  $I_H = 150\text{ mA min}$
- Low space consuming package

### DESCRIPTION

These devices have been especially designed to protect new high voltage, as well as classical SLICs, against transient overvoltages.

Positive overvoltages are clamped by 2 diodes. Negative surges are suppressed by 2 thyristors, their breakdown voltage being referenced to  $-V_{BAT}$  through the gate.

These components present a very low gate triggering current ( $I_{GT}$ ) in order to reduce the current consumption on printed circuit board during the firing phase.

### BENEFITS

TRISILs™ are not subject to ageing and provide a fail safe mode in short circuit for a better protection. Trisils are used to help equipment to meet various standards such as UL60950, IEC950 / CSA C22.2, UL1459 and FCC part68. Trisils have UL94 V0 resin approved (Trisils are UL497B approved [file: E136224]).




Table 1: Order Codes

Part Number	Marking
LCP1521S	CP152S
LCP1521SRL	CP152S
LCP152DEERL	LCP

Figure 1: LCP1521S Functional Diagram





Figure 2: LCP152DEE Functional Diagram



TM: TRISIL is a trademark of STMicroelectronics.

Table 2: Compliances with the following Standards


STANDARD	Peak Surge Voltage (V)	Voltage Waveform	Required peak current (A)	Current Waveform	Minimum serial resistor to meet standard ( $\Omega$ )
GR-1089 Core First level	2500	2/10 $\mu$ s	500	2/10 $\mu$ s	12
	1000	10/1000 $\mu$ s	100	10/1000 $\mu$ s	24
GR-1089 Core Second level	5000	2/10 $\mu$ s	500	2/10 $\mu$ s	24
GR-1089 Core Intra-building	1500	2/10 $\mu$ s	100	2/10 $\mu$ s	0
ITU-T-K20/K21	6000 1500	10/700 $\mu$ s	150 37.5	5/310 $\mu$ s	110 0
ITU-T-K20 (IEC61000-4-2)	8000 15000	1-60ns	ESD contact discharge ESD air discharge		0 0
VDE0433	4000	10/700 $\mu$ s	100	5/310 $\mu$ s	60
	2000		50		10
VDE0878	4000	1.2/50 $\mu$ s	100	1/20 $\mu$ s	0
	2000		50		0
IEC61000-4-5	4000	10/700 $\mu$ s	100	5/310 $\mu$ s	60
	4000	1.2/50 $\mu$ s	100	8/20 $\mu$ s	0
FCC Part 68, lightning surge type A	1500	10/160 $\mu$ s	200	10/160 $\mu$ s	22.5
	800	10/560 $\mu$ s	100	10/560 $\mu$ s	15
FCC Part 68, lightning surge type B	1000	9/720 $\mu$ s	25	5/320 $\mu$ s	0

Table 3: Thermal Resistances

Symbol	Parameter		Value	Unit
R <sub>th(j-a)</sub>	Junction to ambient	SO-8	120	°C/W
		QFN	140	

Table 4: Electrical Characteristics (T<sub>amb</sub> = 25°C)

Symbol	Parameter
I <sub>GT</sub>	Gate triggering current
I <sub>H</sub>	Holding current
I <sub>RM</sub>	Reverse leakage current LINE / GND
I <sub>RG</sub>	Reverse leakage current GATE / LINE
V <sub>RM</sub>	Reverse voltage LINE / GND
V <sub>GT</sub>	Gate triggering voltage
V <sub>F</sub>	Forward drop voltage LINE / GND
V <sub>FP</sub>	Peak forward voltage LINE / GND
V <sub>DGL</sub>	Dynamic switching voltage GATE / LINE
V <sub>RG</sub>	Reverse voltage GATE / LINE
C	Capacitance LINE / GND




**Table 5: Absolute Ratings** ( $T_{amb} = 25^{\circ}\text{C}$ , unless otherwise specified)

Symbol	Parameter		Value	Unit
$I_{PP}$	Peak pulse current	10/1000 $\mu\text{s}$	30	A
		8/20 $\mu\text{s}$	100	
		10/560 $\mu\text{s}$	35	
		5/310 $\mu\text{s}$	40	
		10/160 $\mu\text{s}$	50	
		1/20 $\mu\text{s}$	100	
		2/10 $\mu\text{s}$	150	
$I_{TSM}$	Non repetitive surge peak on-state current (50Hz sinusoidal)	t = 20ms	12	A
		t = 200ms	6	
		t = 1s	4.5	
$I_{GSM}$	Maximum gate current (50Hz sinusoidal)	t = 10ms	2	A
$V_{MLG}$ $V_{MGL}$	Maximum voltage LINE/GND	-40 $^{\circ}\text{C} < T_{amb} < +85^{\circ}\text{C}$	-150	V
	Maximum voltage GATE/LINE	-40 $^{\circ}\text{C} < T_{amb} < +85^{\circ}\text{C}$	-150	
$T_{stg}$ $T_j$	Storage temperature range		-55 to +150	$^{\circ}\text{C}$
	Maximum junction temperature		150	
$T_L$	Maximum lead temperature for soldering during 10 s.		260	$^{\circ}\text{C}$

**Table 6: Repetitive peak pulse current**

Symbol	Definition	Example
$t_r$	Rise time ( $\mu\text{s}$ )	Pulse waveform 10/1000 $\mu\text{s}$ : $t_r = 10\mu\text{s}$ $t_p = 1000\mu\text{s}$
$t_p$	Pulse duration ( $\mu\text{s}$ )	



**Table 7: Parameters related to the diode LINE / GND** ( $T_{amb} = 25^{\circ}\text{C}$ )

Symbol	Test conditions			Max	Unit
$V_F$	$I_F = 5\text{A}$		t = 500 $\mu\text{s}$	3	V
$V_{FP}$ (note 1)	10/700 $\mu\text{s}$	1.5kV	$R_S = 10\Omega$	5	V
	1.2/50 $\mu\text{s}$	1.5kV	$R_S = 10\Omega$	9	
	2/10 $\mu\text{s}$	2.5kV	$R_S = 62\Omega$	30	

**Note 1:** see test circuit for  $V_{FP}$ ;  $R_S$  is the protection resistor located on the line card.

**Table 8: Parameters related to the protection Thyristors** ( $T_{amb} = 25^{\circ}\text{C}$ , unless otherwise specified)

Symbol	Test conditions		Typ	Max	Unit	
$I_{GT}$	$V_{GND} / LINE = -48\text{V}$		0.1	5	mA	
$I_H$	$V_{GATE} = -48\text{V}$ (note 2)		150		mA	
$V_{GT}$	at $I_{GT}$			2.5	V	
$I_{RG}$	$V_{RG} = -150\text{V}$ $V_{RG} = -150\text{V}$	$T_j = 25^{\circ}\text{C}$ $T_j = 85^{\circ}\text{C}$		5 50	$\mu\text{A}$	
$V_{DGL}$	$V_{GATE} = -48\text{V}$ (note 3)					
	10/700 $\mu\text{s}$	1.5kV	$R_S = 10\Omega$	$I_{PP} = 30\text{A}$	7	V
	1.2/50 $\mu\text{s}$	1.5kV	$R_S = 10\Omega$	$I_{PP} = 30\text{A}$	10	
	2/10 $\mu\text{s}$	2.5kV	$R_S = 62\Omega$	$I_{PP} = 38\text{A}$	25	

**Note 2:** see functional holding current ( $I_H$ ) test circuit

**Note 3:** see test circuit for  $V_{DG}$

The oscillations with a time duration lower than 50ns are not taken into account.

**Table 9: Parameters related to diode and protection Thyristors**  
( $T_{amb} = 25^{\circ}\text{C}$ , unless otherwise specified)

Symbol	Test conditions		Typ	Max	Unit
$I_{RM}$	$V_{GATE} / LINE = -1\text{V}$ $V_{GATE} / LINE = -1\text{V}$	$V_{RM} = -150\text{V}$ $V_{RM} = -150\text{V}$	$T_j = 25^{\circ}\text{C}$ $T_j = 85^{\circ}\text{C}$	5 50	$\mu\text{A}$
C	$V_R = 50\text{V}$ bias, $V_{RMS} = 1\text{V}$ , $F = 1\text{MHz}$ $V_R = 2\text{V}$ bias, $V_{RMS} = 1\text{V}$ , $F = 1\text{MHz}$		15 35		pF

**Figure 3: Functional Holding Current ( $I_H$ ) test circuit: GO-NO GO test**





Figure 4: Test circuit for  $V_{FP}$  and  $V_{DGL}$  parameters



Pulse ( $\mu s$ )		$V_p$ (V)	$C_1$ ( $\mu F$ )	$C_2$ (nF)	$L$ ( $\mu H$ )	$R_1$ ( $\Omega$ )	$R_2$ ( $\Omega$ )	$R_3$ ( $\Omega$ )	$R_4$ ( $\Omega$ )	$I_{pp}$ (A)	$R_s$ ( $\Omega$ )
$t_r$	$t_p$										
10	700	1500	20	200	0	50	15	25	25	30	10
1.2	50	1500	1	33	0	76	13	25	25	30	10
2	10	2500	10	0	1.1	1.3	0	3	3	38	62

TECHNICAL INFORMATION

Figure 5: LCP152 concept behavior




Figure 5 shows the classical protection circuit using the LCP152 crowbar concept. This topology has been developed to protect the new high voltage SLICs. It allows to program the negative firing threshold while the positive clamping value is fixed at GND.

When a negative surge occurs on one wire (L1 for example) a current  $I_G$  flows through the base of the transistor T1 and then injects a current in the gate of the thyristor Th1. Th1 fires and all the surge current flows through the ground. After the surge when the current flowing through Th1 becomes less negative than the holding current  $I_H$ , then Th1 switches off.

When a positive surge occurs on one wire (L1 for example) the diode D1 conducts and the surge current flows through the ground.

Figure 6: Example of PCB layout based on LCP152 protection




Figure 6 shows the classical PCB layout used to optimize line protection. The capacitor C is used to speed up the crowbar structure firing during the fast surge edges. This allows to minimize the dynamical breakover voltage at the SLIC Tip and Ring inputs during fast strikes. Note that this capacitor is generally present around the SLIC - Vbat pin. So to be efficient it has to be as close as possible from the LCP152 Gate pin and from the reference ground track (or plan) (see figure 6). The optimized value for C is 220nF.

The series resistors Rs1 and Rs2 designed in figure 5 represent the fuse resistors or the PTC which are mandatory to withstand the power contact or the power induction tests imposed by the various country standards. Taking into account this fact the actual lightning surge current flowing through the LCP is equal to:

$$I_{\text{surge}} = V_{\text{surge}} / (R_g + R_s)$$

With  $V_{\text{surge}}$  = peak surge voltage imposed by the standard.

$R_g$  = series resistor of the surge generator

$R_s$  = series resistor of the line card (e.g. PTC)

e.g. For a line card with 30Ω of series resistors which has to be qualified under GR1089 Core 1000V 10/1000μs surge, the actual current through the LCP152 is equal to:

$$I_{\text{surge}} = 1000 / (10 + 30) = \mathbf{25A}$$

The LCP152 is particularly optimized for the new telecom applications such as the fiber in the loop, the WLL, the remote central office. In this case, the operating voltages are smaller than in the classical system. This makes the high voltage SLICs particularly suitable.

The schematics of figure 7 on next page gives the most frequent topology used for these applications.

Figure 7: Protection of high voltage SLIC




Figure 8: Surge peak current versus overload duration




Figure 9: Relative variation of holding current versus junction temperature




Figure 10: SO-8 Package Mechanical Data




Figure 11: Foot Print Dimensions (in millimeters)






Figure 12: QFN 3x3 S Leads Package Mechanical Data





Figure 13: Foot Print Dimensions (in millimeters)



## LCP1521S/LCP152DEE

---

**Table 10: Ordering Information**

Part Number	Marking	Package	Weight	Base qty	Delivery mode
LCP1521S	CP152S	SO-8	0.08 g	100	Tube
LCP1521SRL	CP152S			2500	Tape & reel
LCP152DEERL	LCP	QFN 3x3 6L	0.022 g	3000	Tape & reel

**Table 11: Resision History**

Date	Revision	Description of Changes
Sep-2003	1A	First issue.
08-Dec-2004	2	1/ Page 2 table 3: Thermal resistances changed from 130°C/W (SO-8) to 120 °C/W and from 170 °C/W (QFN) to 140°C/W. 2/ SO-8 and QFN footprint dimensions added.
17-Feb-2005	3	Table 9 on page 4: correction of typo on capacitance unit.
03-May-2005	4	Table 5 on page 3: I <sub>TSM</sub> value @ t= 1s from 4A to 4.5A.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

**STMicroelectronics group of companies**

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America  
[www.st.com](http://www.st.com)

